|
II B.Tech I Semester Regular Examinations, (PVP - 20), December-23 |
|
NUMERICAL METHODS AND COMPLEX VARIABLES |
|
DIGITAL LOGIC DESIGN |
|
SIGNALS AND SYSTEMS
|
|
NETWORK THEORY AND ANALYSIS |
|
ELECTRONIC DEVICES AND AMPLIFIER CIRCUITS |
|
II B.Tech I Semester Regular Examinations, (PVP - 20), December-23 |
|
NUMERICAL METHODS AND COMPLEX VARIABLES |
|
DIGITAL LOGIC DESIGN |
|
SIGNALS AND SYSTEMS
|
|
NETWORK THEORY AND ANALYSIS |
|
ELECTRONIC DEVICES AND AMPLIFIER CIRCUITS |
|
II B.Tech I Semester Regular Examinations, (PVP - 20), December-22 |
|
NUMERICAL METHODS AND COMPLEX VARIABLES |
|
DIGITAL LOGIC DESIGN |
|
SIGNALS AND SYSTEMS
|
|
NETWORK THEORY AND ANALYSIS |
|
ELECTRONIC DEVICES AND AMPLIFIER CIRCUITS |
|
II B.Tech I Semester Regular Examinations, (PVP - 20), February-22 |
|
NUMERICAL METHODS AND COMPLEX VARIABLES |
|
DIGITAL LOGIC DESIGN |
|
SIGNALS AND SYSTEMS
|
|
NETWORK THEORY AND ANALYSIS |
|
ELECTRONIC DEVICES AND AMPLIFIER CIRCUITS |
|
II B.Tech I Semester Regular Examinations, (PVP - 19) March-2021 |
|
ENGINEERING MATHEMATICS – III |
|
NETWORK THEORY AND ANALYSIS |
|
ELECTRONIC DEVICES AND AMPLIFIER CIRCUITS
|
|
SIGNALS AND SYSTEMS |
|
AI TOOLS |
|
DESIGN THINKING |
|
II B.Tech I Semester Regular Examinations, (PVP - 14) November-2019 |
|
Engineering Mathematics- III |
|
Probability Theory and Stochastic Process |
|
Signals & Systems
|
|
Network Analysis and Synthesis |
|
Electrical Technology |
|
Switching Theory and Logic Design |
|
II B.Tech I Semester Regular Examinations, (PVP - 14) November-2018 |
|
Engineering Mathematics- III |
|
Probability Theory and Stochastic Process |
|
Signals & Systems
|
|
Network Analysis and Synthesis |
|
Electrical Technology |
|
Switching Theory and Logic Design |
|
II B.Tech I Semester Regular Examinations, (PVP - 14) November-2017 |
|
Engineering Mathematics- III |
|
Probability Theory and Stochastic Process |
|
Signals & Systems
|
|
Network Analysis and Synthesis |
|
Electrical Technology |
|
Switching Theory and Logic Design |
|
II B.Tech I Semester Regular Examinations, (PVP - 14) November-2016 |
|
Engineering Mathematics- III |
|
Probability Theory and Stochastic Process |
|
Signals & Systems
|
|
Network Analysis and Synthesis |
|
Electrical Technology |
|
Switching Theory and Logic Design |
|
II B.Tech I Semester Regular Examinations, (PVP - 14) DECEMBER-2015 |
|
Engineering Mathematics- III |
|
Probability Theory and Stochastic Process |
|
Signals & Systems
|
|
Network Analysis and Synthesis |
|
Electrical Technology |
|
Switching Theory and Logic Design |
|
II B.Tech I Semester Regular Examinations, DECEMBER-2014 |
|
ENGINEERING MATHEMATICS-III |
|
PROBABILITY THEORY AND STOCHASTIC PROCESS |
|
SIGNALS & SYSTEMS.pdf
|
|
ANALOG ELECTRONIC CIRCUITS |
|
ELECTRICAL TECHNOLOGY |
|
ELEMENTS OF MECHANICAL ENGG |
|
II B.Tech I Semester Regular Examinations, JANUARY-2014 |
|
ENGINEERING MATHEMATICS-III |
|
PROBABILITY THEORY AND STOCHASTIC PROCESS |
|
SIGNALS & SYSTEMS.pdf
|
|
ANALOG ELECTRONIC CIRCUITS |
|
ELECTRICAL TECHNOLOGY |
|
ELEMENTS OF MECHANICAL ENGG |
|
|